


10/529237

FIG. 1



20: REGULATOR
CLK2: SAMPLING SIGNAL
GL: GATE LOGIC SIGNAL
RST: RESET SIGNAL

10/529237

FIG. 2






FIG. 3



10/529237


FIG. 4



T_{sw}: FIELD SWITCH CYCLE
T_{Sa}: SAMPLING CYCLE

10/529237


FIG. 5



T_{sw1} to T_{sw4} : FIELD SWITCH CYCLE
 T_{sb} : SAMPLING CYCLE

10/529237

FIG. 6



FL: FIELD LOGIC SIGNAL